


ELECTRONICS ENGINEERING

Advanced Electronics



Comprehensive Theory
with Solved Examples and Practice Questions






MADE EASY Publications Pvt. Ltd.

Corporate Office: 44-A/4, Kalu Sarai (Near Hauz Khas Metro Station), New Delhi-110016 | **Ph. :** 9021300500

Email : infomep@madeeasy.in | **Web :** www.madeeasypublications.org

Advanced Electronics

Copyright © by MADE EASY Publications Pvt. Ltd.
All rights are reserved. No part of this publication may be reproduced, stored in or introduced into a retrieval system, or transmitted in any form or by any means (electronic, mechanical, photo-copying, recording or otherwise), without the prior written permission of the above mentioned publisher of this book.



MADE EASY Publications Pvt. Ltd. has taken due care in collecting the data and providing the solutions, before publishing this book. In spite of this, if any inaccuracy or printing error occurs then **MADE EASY Publications Pvt. Ltd.** owes no responsibility. We will be grateful if you could point out any such error. Your suggestions will be appreciated.

EDITIONS

First Edition : 2017
Second Edition : 2018
Third Edition : 2019
Fourth Edition : 2020
Fifth Edition : 2021
Sixth Edition : 2022
Seventh Edition : 2023
Eighth Edition : 2024

CONTENTS

Advanced Electronics

CHAPTER 1

Integrated Circuits Fabrication Technology ...1-16

1.1	Crystal Growth	1
1.2	Doping and Impurities	2
1.3	Growth and Deposition of Dielectric Films	8
1.4	Masking and Photolithography	10
1.5	Metallization.....	11
1.6	Technological Advantages of Silicon.....	12
	<i>Objective Brain Teasers</i>	12
	<i>Conventional Brain Teasers</i>	13

CHAPTER 2

VLSI Design 17-32

2.1	Chip Developing Process.....	17
2.2	VLSI Circuit Design Process.....	18
2.3	Design Flow	20
2.4	Design Styles.....	25
	<i>Objective Brain Teasers</i>	30
	<i>Conventional Brain Teasers</i>	31

CHAPTER 3

Pipelining..... 33-56

3.1	Pipelining	33
3.2	Types of Pipelines	34
3.3	Instruction Pipeline.....	35
3.4	Pipeline Hazards.....	37
3.5	Pipeline Performance Analysis	44
3.6	Arithmetic Pipeline	46
	<i>Objective Brain Teasers</i>	52
	<i>Conventional Brain Teasers</i>	54

CHAPTER 4

VLSI Testing57-71

4.1	Stages of Testing.....	57
4.2	Importance of Testing.....	57
4.3	Testing During the VLSI Life Cycle	58
4.4	Challenges in VLSI Testing.....	59
4.5	Test Principles	60
4.6	Design for Testability (DFT).....	62
4.7	Design Economics	67
4.8	Yield and Reject Rate.....	67
4.9	Types of Faults	69
	<i>Objective Brain Teasers</i>	70
	<i>Conventional Brain Teasers</i>	71

CHAPTER 5

Synthesis of Synchronous Sequential Circuits 72-100

5.1	Finite State Machine (FSM).....	72
5.2	Design of a Sequential Circuit or Finite State Machine	81
	<i>Objective Brain Teasers</i>	97
	<i>Conventional Brain Teasers</i>	100

CHAPTER 6

Programmable Logic Devices and Memories 101-120

6.1	Programmable Logic Devices	102
6.2	Semiconductor Memories.....	113
	<i>Objective Brain Teasers</i>	118
	<i>Conventional Brain Teasers</i>	119

■■■■

Integrated Circuits Fabrication Technology

INTRODUCTION

In an integrated circuit, all the circuit components, that is diodes, transistors, resistors, capacitors as well as the interconnections among them are realized on a single semiconductor chip. A large number of process steps are involved in the fabrication of semiconductor devices for integrated circuits. To begin with, the semiconductor material must be in the form of single crystals with defect-free surfaces. Controlled amount of impurities must then be introduced in the substrate to achieve proper doping. This may involve protecting particular regions of the substrate (masking), so that the doping occurs only in selected regions. This is followed by metallization to realize electrical contacts, scribing the devices into individual dies, attaching leads and finally encapsulation (packaging). This chapter discusses the various unit processes used in IC fabrication.

1.1 CRYSTAL GROWTH

Raw material for silicon manufacturing is quartzite. Quartzite is a rock of pure silicon oxides. There are two method for silicon manufacturing.

1. Manufacturing of metallurgical grade silicon (MGS).
2. Manufacturing of electronic grade silicon (EGS).

The purity of MGS is 98% and the purity of EGS is 99.9999%.

As already pointed out, for the fabrication of semiconductor devices, the substrate must be in single crystal form. Silicon, the most commonly used semiconductor, is abundantly available on the earth's surface in the form of sand, which is almost pure silica (SiO_2). After chemical purification and reduction of silica, **very pure (99.9999%)** polycrystalline silicon is obtained, which is used as the starting material for single crystal growth. Single crystal silicon for integrated circuits is mostly grown by two methods, namely the Czochralski (CZ) and the Float Zone (FZ) techniques.




Figure : Czochralski crystal growth system

In the CZ technique, the polycrystalline material is kept in a quartz crucible held in a graphite susceptor and is heated by rf or resistive heating. Once the polycrystalline charge melts, a seed of single crystal suspended above the melt, is slowly lowered and brought into contact with the melt. The crystal is now slowly pulled up while rotating the crucible. A larger crystal starts to grow as the melt in contact with the seed solidifies. The whole system is kept inside a chamber that is flushed with an inert gas such as argon. Figure shows the basic arrangement for this growth technique. Materials with desired doping concentrations are grown by introducing appropriate impurities into the melt. The crystals grown by CZ technique have appreciable oxygen content (10^{17} - 10^{18} cm) from the reaction of the melt with quartz crucible. On the other hand, no crucibles are used in FZ technique resulting in higher purity silicon. In this method, a rod of high-purity polycrystalline silicon is held vertically in a chamber with an inert ambience. A seed of single crystal is clamped at the lower end of this rod. An rf heater coil is brought close to the seed-end of the rod and a small portion of the rod is melted. As the heating coil is moved slowly upwards, the molten portion in contact with the seed crystallizes, assuming the crystal structure of the seed. Just above this, a new molten zone is formed and the process continues. Oxygen levels in FZ-grown crystals are only of the order of 10^{15} per cm^3 .

The basic idea in float zone (FZ) crystal growth is to move a liquid zone through the material. If properly seeded, a single crystal may result.

The production takes place under vacuum or in an inert gaseous atmosphere.

The process starts with a high-purity polycrystalline rod is held in a vertical position and is rotated.


With a radio frequency the rod is partially melted. The seed is brought up from below to make contact with the drop of melt formed at the tip of the poly rod.

As the molten zone is moved along the polysilicon rod, the molten silicon solidifies into a single crystal and, simultaneously, the material is purified.

FZ crystals are doped by adding the doping gas phosphine (PH_3) or diborane (B_2H_6) to the inert gas for n- and p-type, respectively.

Therefore FZ silicon can easily achieve much higher purity and higher resistivity.

After the heating coils move over the whole polysilicon rod, it converts to a single crystal silicon ingot.



Advantages of FZ Method:

1. When extremely high purity silicon is required the growth technique of choice is float-zone method.
2. There is no need for a crucible and so there is lower melt contamination, especially oxygen and carbon which cannot be avoided in CZ crystal growth.

The semiconductor crystals grown by either of the two techniques just described are next cut into thin discs called wafers. The thickness of these wafers is approximately $500 \mu\text{m}$ to 1mm , while the diameter is 15 - 25cm for standard silicon samples currently in use. These wafers, which are then chemo-mechanically polished to obtain a mirror-like finish on one side, are now ready for fabrication. Wafers used in device fabrication usually have a $\{111\}$ or a $\{100\}$ crystal orientation.


1.2 DOPING AND IMPURITIES

In order to fabricate semiconductor devices, a controlled amount of impurities has to be introduced (doped) selectively into single crystal wafers. There are three basic methods used for controlled doping of a semiconductor, namely epitaxy, diffusion, and ion-implantation. These methods are dealt with in the subsequent sections.

1.2.1 Epitaxy

The term epitaxy literally means “arranged upon”. In this process, a thin layer of single crystal semiconductor (typically a few nanometers to a few microns) is grown on an already existing crystalline substrate such that the film has the same lattice structure as the substrate. Epitaxy can be further classified into **Vapour Phase Epitaxy (VPE)**, **Liquid Phase Epitaxy (LPE)**, and **Molecular Beam Epitaxy (MBE)**.

Epitaxial growth of silicon is almost exclusively carried out by VPE. In this method, silicon is deposited by chemical vapour deposition (CVD) from source materials such as SiCl_4 , SiHCl_3 , and SiH_2Cl_2 . The silicon wafer (on which epitaxial growth occurs) is placed on a graphite susceptor kept in a quartz chamber. Hydrogen gas is passed through liquid SiCl_4 and the mixture of SiCl_4 and H_2 is passed through this quartz tube. The system is rf-heated to a temperature above 1100°C . The schematic diagram of a VPE reactor is shown below in figure (a). The basic reaction that occurs on the silicon surface in the process is



The reaction is surface-catalyzed and silicon is deposited on the wafer surface. However, the deposition temperature is very high. Also, as the reaction is reversible and can proceed in both directions, etching, instead of deposition, may sometimes occur. Alternatively, SiH_4 may be used as a source material. Pyrolytic decomposition of SiH_4 at $1000\text{--}1100^\circ\text{C}$ results in deposition of epitaxial silicon by the following reaction:



In order to grow epitaxial layer of silicon with desired doping, gases containing dopants such as PH_3 , AsH_3 , or B_2H_6 are introduced into the system.

Molecular beam epitaxy (MBE) uses vacuum evaporation technique to grow epitaxial layers with very high degree of control. The substrate is held in ultra-high vacuum and epitaxial layers are deposited on the heated substrate from molecular beams impinging upon its surface. These beams are thermally generated in effusion cells (Knudsen cells) containing the constituent elements (such as Ga, As, and so on) of the desired layer. Each cell has a shutter to control the composition and/or doping of the film. The temperature of the cell is also accurately controlled to maintain the required intensity of the beams. Because of the ultra-high vacuum and precise control requirements, MBE systems are very expensive. However, the quality of the films is very good with precise control of doping. A schematic diagram of an MBE system is shown in Fig. (b).




Figure (a) : Schematic diagram of a VPE reactor with barrel-shaped susceptor




Figure (b) : Schematic diagram of MBE

1.2.2 Diffusion

Although, it is possible to grow a layer with controlled doping by epitaxy, it is not possible to control the doping of particular regions of the semiconductor surface. In other words, epitaxial growth takes place on the entire surface, that is, it is nonselective. In order to achieve selective doping, the technique most commonly used in silicon processing is called diffusion. The basic principle underlying this process is that the dopant atoms migrate from a region of high concentration to a region of low concentration. Some portions of the semiconductor are covered by a masking material, while the rest is left unprotected. Now if the semiconductor is held in an ambience of high dopant concentration and the temperature is raised, dopant atoms migrate into the unprotected regions of the semiconductor while many semiconductor atoms move out of their regular lattice sites. The dopant atoms may either move into these vacant sites (**substitutional impurities**) or occupy the empty space in between the lattice atoms (**interstitial impurities**). On cooling the sample, interstitial atoms may occupy substitutional positions and thus, become electronically active. Most common dopants in silicon, for example, phosphorus and boron, occupy substitutional sites, that is, they replace silicon atoms in the lattice. In practice, usually a two-step process is adopted to dope silicon.

Predeposition: In the first step (also called predeposition), the sample is heated in the presence of a very high concentration of the dopant. Under this condition, the diffusion profile is given by

$$N(x, t) = N_0 \operatorname{erfc}\left(\frac{x}{2\sqrt{Dt}}\right) + N_B \quad \dots(1.1)$$

where, N_B = original doping concentration of the sample,

N_0 = solid solubility of the dopant in the semiconductor at the process temperature,

D = diffusion coefficient of the dopant in the semiconductor at the process temperature,

and t = diffusion time ; x = distance from the sample surface (or) junction depth

From the above equation, we can see that after predeposition, the surface concentration $N(0, t)$ will always be N_0 (since usually $N_0 \gg N_B$), which is a constant for a given temperature. The doping profiles for different durations of predeposition are shown in Fig. (a). The total number of impurity atoms per unit area of the semiconductor surface introduced in this step is

$$\text{Dose} = S = Q(t) = \int_0^{\infty} [N(x, t)] dx = 2N_0 \sqrt{\frac{Dt}{\pi}} \quad \dots(1.2)$$

Drive-in: In the next step (called drive-in), the dopant source is shut off and the sample is heated further. The doped layer already present on the sample surface now acts as the dopant source and the doping profile is given by

$$N(x, t) = \frac{Q}{\sqrt{\pi Dt}} \exp\left(-\frac{x^2}{4Dt}\right) + N_B \quad \dots(1.3)$$

Equation (1.3) represents a Gaussian plot. An examination of Eq. (1.3) reveals that for longer durations of drive-in, the surface impurity concentration decreases while the impurities move deeper into the substrate increasing the junction depth. The doping profiles for different drive-in durations are shown in Fig. (b).




Figure: Doping profiles with different durations (a) predeposition and (b) drive-in

1.2.3 Difference between Predeposition and Drive-in

Predeposition	Drive-in
1. It requires external source of dopant atom.	1. No external source required.
2. Doping profile is erfc.	2. Doping profile is Gaussian.
3. Surface concentration (solid solubility) is always constant.	3. Surface concentration is not constant.
4. Concentration $N(x, t) = N_s \operatorname{erfc}\left(\frac{x}{2\sqrt{Dt}}\right)$	4. $N(x, t) = \frac{S}{\sqrt{\pi Dt}} e^{-x^2/4Dt}$
5. Dose (S) is not constant.	5. Dose (S) is always constant.

EXAMPLE : 1.1

Phosphorus is diffused into a uniformly doped p-type silicon with original doping concentration of the sample being 10 per cm at 1150°C. Given that the solid-solubility of phosphorus in silicon at 1150°C is 10²⁰/cm³ and the diffusion coefficient at this temperature is 10⁻¹² cm²s⁻¹, (a) calculate the total number of phosphorus atoms per unit area of the silicon surface after a predeposition time of 1 hour, (b) If after this, drive-in is carried out for 2 hours at the same temperature, what will be the final junction depth and the surface concentration?

Solution :

(a) From Eq. (1.2), we obtain the total amount of phosphorus introduced in silicon per unit area after predeposition as

$$Q = 2 \times 10^{20} \sqrt{\frac{10^{-12} \times 3600}{\pi}} = 6.77 \times 10^{15} \text{ per cm}^2$$

(b) Now after drive-in, the surface concentration is given by setting x = 0 in Eq. (1.3). So, if the drive-in is carried out for 2 hours at the same temperature, we have

$$N = \frac{6.77 \times 10^{15}}{\sqrt{\pi \times 10^{-12} \times 7200}} - 10^{16} = 4.5 \times 10^{19} \text{ per cm}^3$$

The negative sign for N_B implies that the original substrate dopant and the diffused impurity are of opposite types.

In order to obtain the junction depth, we note that at the junction the phosphorus concentration becomes equal to the original background doping concentration of the sample, that is, N(x_j, t) = 0. Substituting this in Eq. (1.3), we get

$$\exp\left(\frac{x_j^2}{4 \times 10^{-12} \times 7200}\right) = \frac{4.5 \times 10^{19}}{10^{16}}$$

This gives the junction depth as x_j = 4.92 μm.

The common n-type dopants in silicon are the group V elements such as phosphorus, arsenic, and antimony while the group III element boron is almost exclusively used for p-type doping. Usually, diffusion in silicon is carried out in an open-tube furnace. A gas mixture carrying the dopant is made to flow over the sample kept in a carefully controlled atmosphere. The dopant

source may be a solid, liquid, or gas. POCl₃ is the preferred liquid source used for doping phosphorus, though gaseous dopants such as PH₃ may also be used.

BN (solid source) or BBr_3 (liquid) are the commonly used dopant sources for boron diffusion. Whatever be the actual dopant source, in all the cases, it is made to react with oxygen at high temperature to form an oxide (D_xO_y , where D is the dopant element, say, P or B). This oxide then reacts with the silicon surface forming SiO_2 and releases the dopant into the semiconductor.



Although gallium is a group III element, why is it not commonly used as a p-type dopant in silicon? Theoretically, group III elements such as Al or Ga, which have sufficiently low ionization energies can be used as p-type dopants in silicon. However, the diffusivity of these materials in SiO_2 , which is the most commonly used masking material, is very high. During diffusion, Ga therefore has a tendency to diffuse in the regions protected by SiO_2 . As the diffusivity of boron in SiO_2 is very small, such problems are not encountered in boron diffusion. Boron is thus exclusively used as the p-type dopant in silicon technology.

1.2.4 Ion Implantation

Ion implantation is an alternative technique used for selective doping of semiconductors. The doping profile is more precisely controlled by this technique. Also, it is a low temperature process. Another advantage of ion implantation is that it allows the doping profile to be tailored with a greater degree of flexibility. For example, from Eqs. (1.1) and (1.3), we see that in a diffusion process, the peak impurity concentration always occurs at the surface. However, by ion implantation, it is even possible to attain the peak concentration below the surface. These advantages make ion implantation a very important process step in the present day MOS as well as Bipolar Transistor technologies.

In ion implantation, a beam of high-energy dopant ions is made to impinge on the semiconductor surface. When these ions enter the semiconductor, they lose their kinetic energy through collisions with the electrons as well as the nuclei of the lattice atoms. Finally, an impurity atom comes to rest when its kinetic energy falls to zero. The distance perpendicular to the semiconductor surface covered by the impurity atom before coming to rest is called its *projected range* (R_p). Obviously, the projected range for a particular impurity species depends upon the energy (E) of the ion beam. In an amorphous material the doping after implantation is given by

$$N(x) = \frac{Q_0}{\Delta R_p \sqrt{2\pi}} \exp\left[-\frac{1}{2}\left(\frac{x - R_p}{\Delta R_p}\right)^2\right] = N_p e^{-\frac{(x - R_p)^2}{2(\Delta R_p)^2}} \quad \dots(1.4)$$

where, ΔR_p = standard deviation of the projected range (or) straggle.

$S = Q_0$ = total implantation dose (number of impurity ions introduced per unit area).

Implantation dose is defined as total number of dopant (Implanted ions) (impurity ions) per unit area of the semiconductor surface.

$$\text{Dose } (S) = Q_0 = \frac{\text{Total No. of dopant ions}}{\text{unit area}} \quad ; \quad S = \int_x N(x) dx$$

But from equation (1.4),

$$N(x) = N_p e^{-\frac{1}{2}\left[\frac{(x - R_p)}{\Delta R_p}\right]^2}$$

$$\therefore \text{Dose} = S = \int_x N(x) dx = \int_{-\infty}^{\infty} N_p \cdot e^{-\frac{1}{2}\left[\frac{(x - R_p)}{\Delta R_p}\right]^2} dx = S = N_p \int_{-\infty}^{\infty} e^{-\frac{1}{2}\left[\frac{(x - R_p)}{\Delta R_p}\right]^2} \cdot dx$$

But,
$$\int_{-\infty}^{\infty} e^{-\frac{1}{2} \left[\frac{(x - R_p)}{\Delta R_p} \right]^2} dx = \sqrt{2\pi} \quad (\because \text{Gaussian profile})$$

\therefore Dose $S = N_p \cdot \sqrt{2\pi} \cdot \Delta R_p$; Peak concentration, $N_p = \frac{S}{\sqrt{2\pi} \cdot \Delta R_p}$

The implantation dose depends on the ion beam current density J and the implantation time t and is expressed as

$$S = Q_0 = \frac{Jt}{q} = \frac{i \cdot t}{A \cdot q} \quad \left(\because \frac{i}{A} = J \right)$$

Implantation current, $i = \frac{S \cdot A \cdot q}{t} \dots(1.5)$

Since the implantation dose depends only on the current and time, it can be very precisely controlled. From Eq. (1.4), it is evident that the peak impurity concentration occurs at $x = R_p$, that is, where the maximum number of dopant ions come to rest. By varying the energy of the ion beam, it is possible to obtain implantation very close to the surface or deep inside as the requirements may be. Figure (a) shows the actual implantation profiles for boron in silicon for different ion-beam energies.




Figure (a) : Actual implantation profile for boron in silicon for different values of ion-beam energy

For a crystalline target, Eq. (1.4) is not valid. Due to the regularity of the crystal structure, the impurity ions may find an open corridor in between the lattice atoms when the ion beam is projected along a major crystallographic axis and can thus penetrate much deeper as shown in Figure (b). This is called channelling. Channelling can be particularly severe for low dose of implantation as shown in the figure. However, by tilting the substrate with respect to the ion beam direction, channelling can be reduced to a great extent. An alternative technique to reduce channelling is pre-amorphization in which the substrate surface is amorphized by bombarding with self-ions (that is, silicon surface bombarded with Si⁺) before the actual implantation of the dopants. Sometimes, the implantation is also carried out through a thin (amorphous) oxide layer grown or deposited on the semiconductor surface to reduce channelling.




Figure (b): Channelling of phosphorus in silicon at different implantation doses

- Q.3** A diffused resistor in an IC
(a) is fabricated before transistor diffusion
(b) is fabricated after transistor diffusion
(c) can be fabricated with precision for any resistance value
(d) is formed along with fabrication of transistors
- Q.4** In integrated circuits, the design of electronic circuits is based on the approach of use of
(a) maximum number of resistors in the circuit
(b) large sized capacitor
(c) minimum chip area irrespective of the type of components in the design
(d) use of only bipolar transistors
- Q.5** Silicon dioxide layer is used in IC chips for
(a) providing mechanical strength to the chip
(b) diffusing elements
(c) providing contacts
(d) providing mask against diffusion
- Q.6** Which of the following is not the function of oxide layer during IC fabrication
(a) to increase the melting point of silicon.
(b) to mask against diffusion or ion implant.
(c) to insulate the surface electrically.
(d) to produce a chemically stable surface.
- Q.7** Solid solubility of phosphorus in silicon
(a) remains constant at all temperature
(b) continuously increases with increase of temperature
(c) continuously decreases with increase of temperature
(d) first increases with temperature, reaches a maximum and then decreases with further increase in temperature
- Q.8** The common p-type dopant in silicon is/are
(a) Boron
(b) Boron and Gallium
(c) Gallium
(d) Boron, Gallium and Aluminium
- Q.9** The damage in the ion-implanted sample is primarily due to
(a) Electronic stopping
(b) Nuclear stopping
(c) A combination of electronic and nuclear stopping
(d) None of the above
- Q.10** Epitaxial growth is used in integrated circuit
(a) because it produces low parasitic capacitance
(b) because it yields back-to-back isolating junctions
(c) to grow single crystal n-doped silicon on a single-crystal p-type substrate
(d) to grow selectively single-crystal p-doped silicon of one resistivity on p-type substrate of a different resistivity.
- Q.11** The photoetching process consists in
(a) remove of photoresist
(b) curbing lines on the wafer before dicing
(c) diffusing impurities
(d) removed of layer from selected portion

ANSWERS KEY

1. (d) 2. (c) 3. (d) 4. (c) 5. (d)
6. (a) 7. (d) 8. (a) 9. (b) 10. (c)
11. (d)

**CONVENTIONAL BRAIN TEASERS**

- Q.1** A 0.5 μm layer of silicon dioxide on a Si substrate needs to be etched down to the Si. Assume that the normal oxide etch rate is 0.30 $\mu\text{m}/\text{minute}$. There is a $\pm 5\%$ variation in the oxide thickness and a $\pm 5\%$ variation in the oxide etch rate.
- (i) How much overetch is required (in % time) in order to ensure that all the oxide is etched?
- (ii) If the overetch obtained in part (i) is used, then what selectivity of the oxide etch rate to the Si etch rate is required so that a maximum of 0.50 nm of Si is etched?

1. (Sol.)

- (i) The nominal etch time, $t_{\text{nominal}} = \frac{d_{\text{ox}}}{r_{\text{ox}}} = \frac{0.50}{0.30}$ minutes = $\frac{5}{3}$ minutes. The overetch is done to make sure all the oxide is etched for the worst case condition; that means for the thickness oxide and the slowest etch rate.

$$d_{\text{ox}(\text{max})} = 0.5(1.05) = 0.525 \mu\text{m} ; r_{\text{ox}(\text{min})} = 0.3(0.95) = 0.285 \mu\text{m/minute}$$

The time taken to etch the worst case,

$$t_{\text{max}} = \frac{d_{\text{ox}(\text{max})}}{r_{\text{ox}(\text{min})}} = \frac{0.525}{0.285} = \frac{35}{19} \text{ minutes}$$

The amount of overetch, in % time, can be given by,

$$\text{Overetch} = \frac{t_{\text{max}} - t_{\text{nominal}}}{t_{\text{nominal}}} \times 100 = \frac{\frac{35}{19} - \frac{5}{3}}{\frac{5}{3}} \times 100 = \frac{200}{19} = 10.5263\%$$

- (ii) The maximum amount of Si that will be etched will occur under the thinnest oxide being etched at the fastest etch rate and overetch is used as obtained in part (i).

$$d_{\text{ox}(\text{min})} = 0.5 \times 0.95 = 0.475 \mu\text{m}$$

$$r_{\text{ox}(\text{max})} = 0.3 \times 1.05 = 0.315 \mu\text{m/minute}$$

The time required, in this case, to etch the complete oxide layer is,

$$t_{\text{ox}(\text{min})} = \frac{d_{\text{ox}(\text{min})}}{r_{\text{ox}(\text{max})}} = \frac{0.475}{0.315} = \frac{95}{63} \text{ minutes}$$

The maximum duration of time that the Si is exposed to the etch is,

$$t_{\text{Si}(\text{max})} = t_{\text{max}} - t_{\text{ox}(\text{min})} = \frac{35}{19} - \frac{95}{63} = \frac{400}{1197} \text{ minutes}$$

For a maximum of 0.5 nm of Si to be etched,

$$t_{\text{Si}(\text{max})} r_{\text{Si}} = 0.5 \text{ nm}$$

So,
$$r_{\text{Si}} = \frac{0.5 \times 1197}{400} \text{ nm/minute} = 1.49625 \text{ nm/minute}$$

$$r_{\text{ox}} = 0.3 \mu\text{m/minute} = 300 \text{ nm/minute}$$

The required selectivity of oxide etch rate to Si etch rate is,

$$S = \frac{r_{\text{ox}}}{r_{\text{Si}}} = \frac{300}{1.49625} \approx 200$$